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Abstract—K-means is a popular but computation-intensive
algorithm for unsupervised learning. To address this issue, we
present KPynq, a work-efficient triangle-inequality based K-
means on FPGA for handling large-size, high-dimension datasets.
KPynq leverages an algorithm-level optimization to balance
the performance and computation irregularity, and a hardware
architecture design to fully exploit the pipeline and parallel
processing capability of various FPGAs. In the experiment,
KPynq consistently outperforms the CPU-based standard K-
means in terms of its speedup (up to 4.2×) and significant energy-
efficiency (up to 218×).
I. INTRODUCTION
K-means clustering is a widely applied unsupervised learn-
ing algorithms, finding its strength in many machine learning
application scenarios, such as unlabeled data clustering, image
segmentation, and feature learning. Despite its popularity, stan-
dard K-means usually has unsatisfactory performance due to
its high computation complexity. Previous research studies in
K-means hardware acceleration [1] [2] optimize K-means for
the specific dataset or certain FPGA, which lack adaptability
and flexibility. However, KPynq is much more scalable and
highly configurable equipped with a set of tunable parameters
(e.g. degree of parallelism), which help to handle various
datasets. KPynq is targeted at Pynq-Z1, which is based on
Xilinx Zynq SoC [3]. This SoC consists of two subsystems: PS
(Processing System) and PL (Programmable Logic). Besides,
a DMA controller and a high-performance AXIS streaming
interface build the data connection between PS and PL. A
Python program in PS is responsible for invoking the PL part
hardware accelerator and initiate the DMA data transfer. The
PL part hardware accelerator of KPynq, as shown in Fig. 1,
includes two main components: Multi-level Filters (Point-level
and Group-level Filter) and Distance Calculator. Multi-level
Filters is for reducing distance computations at the algorithmic
level, while the Distance Calculator is for doing distance
computations which have not been filtered out.
II. EXPERIMENT AND CONCLUSION
Our KPynq design is implemented by using the Xilinx
Vivado Design Suite v2018.2. and is deployed on Pynq-
Z1 board [3]. This board is built on ZYNQ XC7Z020-
1CLG400C all-programmable SoC, which has a 650 MHz
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Fig. 1. Overview of KPynq.
dual-core ARM Cortex-A9 processor (PS) and an Artix-7
family programmable logic (PL) on the same die. Each Cortex-
A9 processor core has 32 KB L1 4-way cache and shares
a 512 KB L2 cache with other cores. The programmable
logic has 13,300 logic slices, each with four 6-input LUTs
and 8 flip-flops, 630 KB BRAM (280 BRAM 18K), and 220
DSP slices. The auxiliary parts used by our design include a
DMA controller and AXIS buses for the data communication
among PS, PL, and external DRAM. Experiments show that
KPynq consistently excels an optimized CPU-based standard
K-means implementation with 2.95× speedup, and 150.90×
better energy-efficiency on average across the six real-life
datasets from [4], which covers a wide range of size and
dimensionality.
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